




CSS555(C)

Application Circuits


CSS555/CSS555C PART DESCRIPTION

The CSS555 is a micro-power version of the popular 555 Timer IC. It is pin-for-pin compatible with the standard 555 timer and features an operating current under 5µA. Its minimum supply voltage is 1.2V, making it ideal for battery-operated applications. A six-decade programmable counter is included to allow generation of long timing delays. The analog circuits are temperature compensated to provide excellent stability over a wide temperature range. Configuration data for the counter is held in EEPROM. A straightforward four-wire interface provides Read/Write access to the memory. The CSS555C device includes an internal 100pF timing capacitor. Block diagrams of the standard 555 IC and the CSS555C are shown below.

Standard 555 Timer Block Diagram



CSS555C Block Diagram



Application Circuits

The following 555 timer circuits have been assembled to help show the advantages of the CSS555C timer. Its advanced features offer unique capabilities that can reduce power, decrease PCB area and eliminate the external timing capacitor. These circuits demonstrate many of the basic 555 timer functions. They can also be used as a starting point to improve existing timer circuits or to develop new ones.

Miscellaneous Notes

Power Supply Bypassing: The original 555 Timer IC's were made using a bipolar technology and required significant power supply bypassing (like early digital TTL ICs). Current spikes during output transitions could exceed 250mA. The CSS555C employs a "break-before-make" CMOS output driver that eliminates these spikes. Minimal supply bypassing is therefore required. A 0.001 uF capacitor is usually adequate for most applications. If a large capacitive load needs to be driven by the Timer Output, a larger bypass capacitor may be required.


Control Voltage: The Control Voltage input (pin 5) provides access to the upper level trip point. It is derived from a high impedance resistive divider. As with any high impedance node, it should be isolated from sources of DC leakage and high-level clock/data signals that might be capacitively coupled into it. Keep this trace as short as possible. When possible, surround (shield) the Control Voltage signal with an AC ground. In most applications it does not require a bypass capacitor.

Stray Capacitance: When using the CSS555C, it is important to minimize the stray capacitance on the Threshold and Discharge pins. The internal timing capacitor is 100pF. Printed circuit boards typically add several picofarads of stray capacitance if the routing is kept as short as possible. Timing resistors R_A and R_B should be located as close to the IC as possible. The stray capacitance (C_{STRAY}) will be fairly consistent from board-to-board and can be accounted for when selecting the timing resistors. (The internal timing capacitor can be electronically trimmed to adjust for variations in C_{STRAY} , R_A and R_B .) During development, remember that test sockets, proto-boards, connectors and cables can add significant stray capacitance to these nodes. (A typical proto-board adds about 5pF per pin.) In most prototype fixtures, the monostable delay times and astable periods will be longer than expected. After a PCB is built, delay times will approach their expected values.

Micro-power Monostable & Delay Functions

Micro-power One Shot


Standard 555 configuration



$$t_{PW} = 1.1 \times (R_A + R_B) \times C_T$$

Long Range Delay Timer

Extended range – 1 msec to days




$$t_{PW} = \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

Micro-power Monostable & Delay Functions (continued)

One Shot with Internal C_T


No external timing capacitor, PW_{MAX} ~ 10 min.



$$t_{PW} = \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

Low Voltage One Shot

VDD_{MIN} = 1.2V, trip levels = 10% & 90%




$$t_{PW} = 2.3 \times (R_A + R_B) \times C_T \text{ (if Mult} = 1)$$

$$t_{PW} = \text{Multiplier} \times 2.2 \times (R_A + 2R_B) \times C_T$$

One Shot with Delay

Delay = Pulse Width




$$t_D = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$t_{PW} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

One Shot with Delay

Delay > Pulse Width




$$t_D = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A || R_F + 2R_B) \times C_T$$

$$t_{PW} = \text{see page 11}$$

One Shot with Delay

Delay >> Pulse Width




$$t_D = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$t_{PW} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A || R_F + 2R_B) \times C_T$$

One Shot with Delay

Delay << Pulse Width




$$t_D = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A || R_F + 2R_B) \times C_T$$

$$t_{PW} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

Micro-power Astable Functions

Micro-power Clock Generator


Standard 555 configuration



$$\text{Freq} = 1.44 / [(R_A + 2R_B) \times C_T]$$

Minimum Component Clock Generator


50% duty cycle



$$\text{Freq} = 1.44 / (2R_A \times C_T)$$

Low Frequency Clock Generator


50% duty cycle, internal counter



$$\text{Freq} = 1.44 / [\text{Multiplier} \times (R_A + 2R_B) \times C_T]$$

Low Voltage Clock Generator


50% duty cycle, 10% & 90% trip levels



$$\text{Freq} = 0.455 / [\text{Multiplier} \times (R_A + 2R_B) \times C_T]$$

Astable with Adjustable Duty Cycle

Duty Cycle = 1% to 50%




If $R_B \ll R_A$ and R_F :

$$\text{Duty Cycle} \sim R_F / (R_A + 2R_F)$$

Astable with Adjustable Duty Cycle

Duty Cycle = 50% to 99%



If $R_B \ll R_A$ and R_F :

$$\text{Duty Cycle} \sim (R_A + R_F) / (R_A + 2R_F)$$


CSS555(C)

Application Circuits

Applications with Special Requirements

High Humidity/High Leakage Applications

Low impedance Control Voltage




$$V_{CONTROL} = V_{DD} \times R_{DV2} / (R_{DV1} + R_{DV2})$$

For standard trip levels, $R_{DV2} = 2 \times R_{DV1}$

Electronic Trimming


Trim the internal 100 pF timing capacitor



Internal C_T Range ~ 85 pF to 115 pF
Internal C_T Resolution ~ 1/8 pF

Isolated Power Supply


Capacitor isolation



(Low I_{DD} makes this practical with small cap's.)

High Voltage Power Supply


Simple diode regulator



LED acts as a Zener diode

Solar Powered Timer


Micro-power circuit



Output = 1 if no Reset pulse for > 1 minute

1 Minute Watch-dog Timer (also Missing Pulse Detector)

Using Astable delayed pulse circuit



Output = 1 if no Reset pulse for > 1 minute

CSS555(C)

Application Circuits

Monostable & Delay Circuits

The following circuits use the CSS555 and CSS555C to implement micro-power delay timers.

Micro-power One Shot

This circuit uses the CSS555 configured to mimic the classic 555 timer, but with an operating current that is 10 times lower than any other 555 IC.

Design Example: Pulse Width (t_{PW}) = 1 second



Configuration Data (EEPROM):

Multiplier = 1 (counter disabled), Mode = X (Don't Care)

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 2.7\text{ M}\Omega$, $R_B = 100\text{ K}\Omega$, $C_T = 0.33\text{ }\mu\text{F}$



Timing Equations:

Output Pulse Width (t_{PW})

$$\begin{aligned} t_{PW} &= 1.1 \times (R_A + R_B) \times C_T \\ &= 1.1 \times (2.7\text{M}\Omega + 0.1\text{M}\Omega) \times 0.33\text{ }\mu\text{F} \\ &= 1.015 \text{ seconds} \end{aligned}$$

Supply Current & Power:

Standby current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.2\text{ }\mu\text{A}$, Power = 12.6 μW


At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 6.1\text{ }\mu\text{A}$, Power = 30.5 μW

Average current (I_{DD}) (Output = 1)

At $V_{DD} = 3.0\text{V}$, $I_{DD} = 3.6\text{ }\mu\text{A}$, Power = 10.8 μW

At $V_{DD} = 5.0\text{V}$, $I_{DD} = 5.1\text{ }\mu\text{A}$, Power = 25.5 μW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Timer_Delay_Calculator.xls"

Monostable Delay Time Examples

Output Pulse Width	Timing Components			Supply Current (I_{DD0})		Supply Power	
	R_A	R_B	C_T	3.0V	5.0V	3.0V	5.0V
100 usec	0.5 M Ω	0.4 M Ω	100 pF	9.1 μA	14.3 μA	27.3 μW	71.5 μW
1 msec	2.7 M Ω	0.1 M Ω	330 pF	4.2 μA	6.1 μA	12.6 μW	30.5 μW
10 msec	2.7 M Ω	0.1 M Ω	3.3 nF	4.2 μA	6.1 μA	12.6 μW	30.5 μW
100 msec	2.7 M Ω	0.1 M Ω	33 nF	4.2 μA	6.1 μA	12.6 μW	30.5 μW
1 sec	2.7 M Ω	0.1 M Ω	0.33 μF	4.2 μA	6.1 μA	12.6 μW	30.5 μW
10 sec	2.7 M Ω	0.1 M Ω	3.3 μF	4.2 μA	6.1 μA	12.6 μW	30.5 μW
1 min	5.0 M Ω	0.5 M Ω	10 μF	3.7 μA	5.3 μA	11.1 μW	26.5 μW

CSS555(C)

Application Circuits

Monostable & Delay Circuits (continued)

Long Range Delay Timer

This circuit uses the CSS555's internal counter to multiply (and therefore reduce) the value of the timing capacitor (C_T) by the counter setting (10 to 10^6). At the maximum counter setting, very long delay times are possible with small capacitor values.

Design Example: Pulse Width (t_{PW}) = 1 second



Configuration Data (EEPROM):

Multiplier = 1000, Mode = Monostable

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 2.4 \text{ M}\Omega$, $R_B = 1.0 \text{ M}\Omega$, $C_T = 330 \text{ pF}$



Timing Equations:

Output Pulse Width (t_{PW})

$$t_{PW} = \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$= 1000 \times 0.695 \times (2.4\text{M}\Omega + 2 \times 1\text{M}\Omega) \times 330\text{pF}$$

$$= 1.007 \text{ seconds}$$

Supply Current & Power:

Standby current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.4\mu\text{A}$, Power = 13.2uW


At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 6.4\mu\text{A}$, Power = 32.0uW

Average current (I_{DD}) (Output = 1)

At $V_{DD} = 3.0\text{V}$, $I_{DD} = 3.5\mu\text{A}$, Power = 10.5uW

At $V_{DD} = 5.0\text{V}$, $I_{DD} = 4.8\mu\text{A}$, Power = 24.0uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Timer_Delay_Calculator.xls"

Monostable Delay Time Examples

Extended Period Mode & External Timing Capacitor

Output Pulse Width	Configuration Data & Timing Components				Supply Current (I_{DD0})		Supply Power	
	Multiplier	R_A	R_B	C_T	3.0V	5.0V	3.0V	5.0V
1 msec	10	240 K Ω	100 K Ω	330 pF	15.6 uA	25.1 uA	46.8 uW	125 uW
10 msec	10	2.4 M Ω	1.0 M Ω	330 pF	4.4 uA	6.4 uA	13.2 uW	30.5 uW
100 msec	100	2.4 M Ω	1.0 M Ω	330 pF	4.4 uA	6.4 uA	13.2 uW	30.5 uW
1 sec	1K	2.4 M Ω	1.0 M Ω	330 pF	4.4 uA	6.4 uA	13.2 uW	30.5 uW
10 sec	10K	2.4 M Ω	1.0 M Ω	330 pF	4.4 uA	6.4 uA	13.2 uW	30.5 uW
1 min	100K	2.4 M Ω	1.0 M Ω	200 pF	4.4 uA	6.4 uA	13.2 uW	26.5 uW
10 min	1M	2.4 M Ω	1.0 M Ω	200 pF	4.4 uA	6.4 uA	13.2 uW	26.5 uW
1 hour	1M	2.4 M Ω	1.0 M Ω	1.2 nF	4.4 uA	6.4 uA	13.2 uW	26.5 uW
1 day	1M	2.2 M Ω	1.0 M Ω	0.03 uF	4.5 uA	6.6 uA	13.5 uW	33.0 uW

Monostable & Delay Circuits (continued)

One Shot with Minimal Components

This circuit uses the CSS555C's internal counter and timing capacitor to eliminate the external capacitor.

Design Example: Pulse Width (t_{PW}) = 1 second



Configuration Data (EEPROM):

Multiplier = 1000, Mode = Monostable

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 5.0\text{ M}\Omega$, $R_B = 4.7\text{ M}\Omega$, $C_T = 100\text{ pF}$



Timing Equations:

Output Pulse Width (t_{PW})

$$t_{PW} = \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$= 1000 \times 0.695 \times (5.0\text{M}\Omega + 2 \times 4.7\text{M}\Omega) \times 100\text{pF}$$

$$= 0.998 \text{ seconds}$$

Supply Current & Power:

Standby current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 3.7\text{uA}$, Power = 11.1uW


At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 5.3\text{uA}$, Power = 26.5uW

Average current (I_{DD}) (Output = 1)

At $V_{DD} = 3.0\text{V}$, $I_{DD} = 3.2\text{uA}$, Power = 9.6uW

At $V_{DD} = 5.0\text{V}$, $I_{DD} = 4.5\text{uA}$, Power = 22.5uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Timer_Delay_Calculator.xls"

Monostable Delay Time Examples

Extended Period Mode & Internal Timing Capacitor

Output Pulse Width	Configuration Data & Timing Components				Supply Current (I_{DD0})		Supply Power	
	Multiplier	R_A	R_B	C_T	3.0V	5.0V	3.0V	5.0V
1 msec	10	1.0 M Ω	200 K Ω	100 pF	6.1 uA	9.3 uA	18.3 uW	46.5 uW
10 msec	10	5.0 M Ω	4.7 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW
100 msec	100	5.0 M Ω	4.7 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW
1 sec	1K	5.0 M Ω	4.7 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW
10 sec	10K	5.0 M Ω	4.7 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW
1 min	100K	5.0 M Ω	1.8 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW
10 min	1M	5.0 M Ω	1.8 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW

Monostable & Delay Circuits (continued)

Low Voltage One Shot

The trip levels are configured for 10% and 90% of V_{DD} , allowing operation down to 1.2V. These trip levels may be used with or without the internal counter and timing capacitor.

Design Example: Pulse Width (t_{PW}) = 1 second



Configuration Data (EEPROM):

Multiplier = 1000, Mode = Monostable

Power Setting = Micro, Trip Levels = Low V_{DD} (10%, 90%)

Timing Components:

$R_A = 2.6 \text{ M}\Omega$, $R_B = 1.0 \text{ M}\Omega$, $C_T = 100 \text{ pF}$



Timing Equations:

Output Pulse Width (t_{PW})

$$t_{PW} = \text{Multiplier} \times 2.197 \times (R_A + 2R_B) \times C_T$$

$$= 1000 \times 2.197 \times (2.6\text{M}\Omega + 2 \times 1.0\text{M}\Omega) \times 100\text{pF}$$

$$= 1.01 \text{ seconds}$$

Supply Current & Power:

Standby current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 1.5\text{V}$, $I_{DD0} = 2.8\mu\text{A}$, Power = 4.2uW


At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.3\mu\text{A}$, Power = 12.9uW

Average current (I_{DD}) (Output = 1)

At $V_{DD} = 1.5\text{V}$, $I_{DD} = 2.4\mu\text{A}$, Power = 7.2uW

At $V_{DD} = 3.0\text{V}$, $I_{DD} = 3.5\mu\text{A}$, Power = 10.5uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Timer_Delay_Calculator.xls"

Monostable Delay Time Examples

Low V_{DD} Configuration (Trip levels = 10% & 90%)

Output Pulse Width	Configuration Data & Timing Components				Supply Current (I_{DD0})		Supply Power	
	Multiplier	R_A	R_B	C_T	1.5V	3.0V	1.5V	3.0V
1 msec	1	3.3 M Ω	1.0 M Ω	100 pF	2.7 uA	4.0 uA	4.1 uW	12.2 uW
10 msec	10	2.6 M Ω	1.0 M Ω	100 pF	2.8 uA	4.3 uA	4.2 uW	12.9 uW
100 msec	100	2.6 M Ω	1.0 M Ω	100 pF	2.8 uA	4.3 uA	4.2 uW	12.9 uW
1 sec	1K	2.6 M Ω	1.0 M Ω	100 pF	2.8 uA	4.3 uA	4.2 uW	12.9 uW
10 sec	10K	2.6 M Ω	1.0 M Ω	100 pF	2.8 uA	4.3 uA	4.2 uW	12.9 uW
1 min	100K	2.6 M Ω	1.0 M Ω	100 pF	2.8 uA	4.3 uA	4.2 uW	12.9 uW
10 min	1M	2.6 M Ω	1.0 M Ω	100 pF	2.8 uA	4.3 uA	4.2 uW	12.9 uW

CSS555(C)

Application Circuits

Monostable & Delay Circuits (continued)

One Shot with Delayed Pulse

This circuit uses the CSS555's internal counter and astable operating mode to generate a delayed pulse. In the astable mode, the timer output is derived from the MSB of the counter. It is low for the first half of the counter cycle and high for the second half. The output pulse is therefore delayed by Mult/2 clock cycles and has a pulse width of Mult/2 cycles. This circuit can be used with or without the internal timing capacitor and Low V_{DD} trip levels.

Design Example: Delay (t_D) = 0.5 sec, Pulse Width (t_{PW}) = 0.5 sec



Configuration Data (EEPROM):

Multiplier = 1000 (for 0.5 second t_D & t_{PW}), Mode = Astable

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components (for 0.5 sec pulse width & delay):

$R_A = 5.0\text{ M}\Omega$, $R_B = 4.7\text{ M}\Omega$, $C_T = 100\text{ pF}$



Timing Equations:

Output Pulse Width & Delay (t_{PW} , t_D)

$$t_{PW} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$= 500 \times 0.695 \times (5.0\text{M}\Omega + 2 \times 4.7\text{M}\Omega) \times 100\text{pF}$$

$$= 0.499 \text{ seconds}$$

$$t_D = t_{PW} = 0.499 \text{ seconds}$$

Supply Current & Power:


Standby current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 3.7\mu\text{A}$, Power = 11.1 μW
 At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 5.3\mu\text{A}$, Power = 26.5 μW

Average current (I_{DD}) (Output = 1)

At $V_{DD} = 3.0\text{V}$, $I_{DD} = 3.2\mu\text{A}$, Power = 9.6 μW
 At $V_{DD} = 5.0\text{V}$, $I_{DD} = 4.5\mu\text{A}$, Power = 22.5 μW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Timer_Delay_Calculator.xls"

Delayed-Pulse Examples

Astable Mode, Delay (t_D) = Pulse Width (t_{PW})

Output $t_D + t_{PW}$	Configuration Data & Timing Components				Supply Current (I_{DD0})		Supply Power	
	Multiplier	R_A	R_B	C_T	3.0V	5.0V	3.0V	5.0V
1 msec	10	1.0 M Ω	200 K Ω	100 pF	6.1 μA	9.3 μA	18.3 μW	46.5 μW
10 msec	10	5.0 M Ω	4.7 M Ω	100 pF	3.7 μA	5.3 μA	11.1 μW	26.5 μW
100 msec	100	5.0 M Ω	4.7 M Ω	100 pF	3.7 μA	5.3 μA	11.1 μW	26.5 μW
1 sec	1K	5.0 M Ω	4.7 M Ω	100 pF	3.7 μA	5.3 μA	11.1 μW	26.5 μW
10 sec	10K	5.0 M Ω	4.7 M Ω	100 pF	3.7 μA	5.3 μA	11.1 μW	26.5 μW
1 min	100K	5.0 M Ω	1.8 M Ω	100 pF	3.7 μA	5.3 μA	11.1 μW	26.5 μW
10 min	1M	5.0 M Ω	1.8 M Ω	100 pF	3.7 μA	5.3 μA	11.1 μW	26.5 μW

CSS555(C)

Application Circuits

Monostable & Delay Circuits (continued)

One Shot with Delayed Pulse ($t_D > t_{PW}$)

This circuit uses the CSS555's internal counter and astable operating mode to generate a delayed pulse. In the astable mode, the timer output is derived from the MSB of the counter. It is low for the first Mult/2 clock cycles and high for the remaining Mult/2 cycles. Feedback from the Timer Output increases the oscillator frequency when the output is high, allowing the pulse width to be reduced. This circuit can be used with or without the internal timing capacitor.

Design Example: Delay (t_D) = 0.66 sec, Pulse Width (t_{PW}) = 0.33 sec



Configuration Data (EEPROM):

Multiplier = 10K, Mode = Astable

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 1.0\text{ M}\Omega$, $R_B = 90\text{ K}\Omega$, $R_F = 3.8\text{ M}\Omega$, $C_T = 100\text{ pF}$



Timing Equations:

Output Delay & Pulse Width (t_D , t_{PW})

$$t_{D0} = \text{LN}(2/3) - \text{LN}(1-2/3 (R_F+R_A)/R_F) \quad (\text{if Output} = 0)$$

$$= 1.44$$

$$t_{D1} = \text{LN}(2/3) - \text{LN}(1/3) \quad (\text{if Output} = 1)$$

$$= 0.693$$

$$t_D = \frac{1}{2} \times \text{Multiplier} \times C_T [t_{D0} (R_A || R_F + R_B) + (t_{D1} R_B)]$$

$$= 5000 \times 100\text{pF} \times [1.44 \times 882\text{K} + 0.693 \times 90\text{K}]$$


$$= 666\text{ msec}$$

$$t_{PW} = \frac{1}{2} \times \text{Multiplier} \times C_T \times 0.693 \times (R_A || R_F + 2R_B)$$

$$= 5000 \times 100\text{pF} \times 0.693 \times (790\text{K}\Omega + 2 \times 90\text{K}\Omega)$$

$$= 337\text{ msec}$$

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Adj_Duty_Calculator.xls"

Supply Current & Power:

Maximum current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.7\text{uA}$, Power = 11.1 uW

At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 6.5\text{uA}$, Power = 26.5 uW

Delayed-Pulse Examples ($t_D > t_{PW}$)

Astable Mode, Delay (t_D) > Pulse Width (t_{PW})

Configuration Data & Timing Components					Timing Values		Supply Current (I_{DD0})	
Multiplier	R_A	R_B	R_F	C_T	Delay	Pulse Width	3.0V	5.0V
1K	1.0 M Ω	100 K Ω	5.0 M Ω	100 pF	59.6 msec	35.8 msec	6.3 uA	9.1 uA
1K	1.0 M Ω	100 K Ω	2.5 M Ω	100 pF	97.2 msec	31.7 msec	6.3 uA	9.1 uA
1K	1.0 M Ω	250 K Ω	2.5 M Ω	100 pF	119.7 msec	42.1 msec	6.3 uA	9.1 uA

CSS555(C)

Application Circuits

Monostable & Delay Circuits (continued)

One Shot with Delayed Pulse ($t_D \gg t_{PW}$)

This circuit uses the CSS555's internal counter and astable operating mode to generate a delayed pulse. In the astable mode, the timer output is derived from the MSB of the counter. It is low for the first Mult/2 clock cycles and high for the remaining Mult/2 cycles. Feedback from the Timer Output increases the oscillator frequency when the output is high, allowing the pulse width to be reduced. This circuit can be used with or without the internal timing capacitor.

Design Example: Delay (t_D) = 0.8 sec, Pulse Width (t_{PW}) = 0.2 sec



Configuration Data (EEPROM):

Multiplier = 10K, Mode = Astable

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 2.1\text{ M}\Omega$, $R_B = 100\text{ K}\Omega$, $R_F = 380\text{ K}\Omega$, $C_T = 100\text{ pF}$



Timing Equations:

Output Delay & Pulse Width (t_D, t_{PW})

$$t_D = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$= 5000 \times 0.695 \times (2.1\text{M}\Omega + 2 \times 0.1\text{M}\Omega) \times 100\text{pF}$$

$$= 799\text{ msec}$$

$$t_{PW} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A \parallel R_F + 2R_B) \times C_T$$

$$= 5000 \times 0.695 \times (0.32\text{M}\Omega + 2 \times 0.1\text{M}\Omega) \times 100\text{pF}$$

$$= 181\text{ msec (if ideal diode)}$$

$$\sim 198\text{ msec (adding diode voltage drop)}$$


Supply Current & Power:

Maximum current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.7\mu\text{A}$, Power = 11.1 μW

At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 6.5\mu\text{A}$, Power = 26.5 μW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Adj_Duty_Calculator.xls"

Delayed-Pulse Examples ($t_D \gg t_{PW}$)

Astable Mode, Delay (t_D) \gg Pulse Width (t_{PW})

Configuration Data & Timing Components					Timing Values		Supply Current (I_{DD0})	
Multiplier	R_A	R_B	R_F	C_T	Delay	Pulse Width	3.0V	5.0V
10	1.0 M Ω	100 K Ω	100 K Ω	100 pF	416 usec	106 usec	6.3 uA	9.1 uA
10	5.0 M Ω	100 K Ω	100 K Ω	100 pF	1.80 msec	0.11 msec	3.9 uA	5.1 uA
10	5.0 M Ω	100 K Ω	5.0 M Ω	100 pF	1.80 msec	1.01 msec	3.7 uA	5.3 uA
10K	1.0 M Ω	100 K Ω	100 K Ω	100 pF	416 msec	106 msec	6.3 uA	9.1 uA
10K	5.0 M Ω	100 K Ω	100 K Ω	100 pF	1.80 sec	0.11 sec	3.7 uA	5.3 uA
10K	5.0 M Ω	100 K Ω	5.0 M Ω	100 pF	1.80 sec	1.01 sec	3.7 uA	5.3 uA

CSS555(C)

Application Circuits

Monostable & Delay Circuits (continued)

One Shot with Delayed Pulse ($t_D \ll t_{PW}$)

This circuit uses the CSS555's internal counter and astable operating mode to generate a delayed pulse. In the astable mode, the timer output is derived from the MSB of the counter. It is low for the first Mult/2 clock cycles and high for the remaining Mult/2 cycles. Feedback from the Timer Output increases the oscillator frequency when the output is low, allowing the delay to be reduced. This circuit can be used with or without the internal timing capacitor.

Design Example: Delay (t_D) = 0.2 sec, Pulse Width (t_{PW}) = 0.8 sec



Configuration Data (EEPROM):

Multiplier = 10K, Mode = Astable

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 2.1 \text{ M}\Omega$, $R_B = 100 \text{ K}\Omega$, $R_F = 460 \text{ K}\Omega$, $C_T = 100 \text{ pF}$



Timing Equations:

Output Delay & Pulse Width (t_D, t_{PW})

$$t_D = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A || R_F + 2R_B) \times C_T$$

$$= 5000 \times 0.695 \times (0.377 \text{ M}\Omega + 2 \times 0.1 \text{ M}\Omega) \times 100 \text{ pF}$$

$$= 200 \text{ msec}$$

$$t_{PW} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$= 5000 \times 0.695 \times (2.1 \text{ M}\Omega + 2 \times 0.1 \text{ M}\Omega) \times 100 \text{ pF}$$

$$= 799 \text{ msec}$$


Supply Current & Power:

Maximum current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.7\text{uA}$, Power = 11.1uW

At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 6.5\text{uA}$, Power = 26.5uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Adj_Duty_Calculator.xls"

Delayed-Pulse Examples ($t_D \gg t_{PW}$)

Astable Mode, Delay (t_D) \gg Pulse Width (t_{PW})

Configuration Data & Timing Components					Timing Values		Supply Current (I_{DD0})	
Multiplier	R_A	R_B	R_F	C_T	Delay	Pulse Width	3.0V	5.0V
10	1.0 M Ω	100 K Ω	100 K Ω	100 pF	416 usec	106 usec	6.3 uA	9.1 uA
10	5.0 M Ω	100 K Ω	100 K Ω	100 pF	1.80 msec	0.11 msec	3.9 uA	5.1 uA
10	5.0 M Ω	100 K Ω	5.0 M Ω	100 pF	1.80 msec	1.01 msec	3.7 uA	5.3 uA
10K	1.0 M Ω	100 K Ω	100 K Ω	100 pF	416 msec	106 msec	6.3 uA	9.1 uA
10K	5.0 M Ω	100 K Ω	100 K Ω	100 pF	1.80 sec	0.11 sec	3.7 uA	5.3 uA
10K	5.0 M Ω	100 K Ω	5.0 M Ω	100 pF	1.80 sec	1.01 sec	3.7 uA	5.3 uA

Astable Circuits

The following circuits use the CSS555 and CSS555C to implement micro-power astable timers.

Micro-power Clock Generator

This circuit uses the CSS555 configured to mimic the classic 555 Timer, but with an operating current that is 10 times lower than all other 555 ICs.

Design Example: Output Frequency (F_{OUT}) = 100 Hz



Configuration Data (EEPROM):

Multiplier = 1 (counter disabled), Mode = X (Don't Care)

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 2.0\text{ M}\Omega$, $R_B = 1.2\text{ M}\Omega$, $C_T = 3.3\text{ nF}$



Timing Equations:

Output Period & Frequency (t_{PER} , F_{OUT})

$$t_{PER} = 0.695 \times (R_A + 2R_B) \times C_T$$

$$F_{OUT} = 1.44 / [(R_A + 2R_B) \times C_T]$$

$$= 1.44 / [(2.0\text{M}\Omega + 2 \times 1.2\text{M}\Omega) \times 3.3\text{nF}]$$

$$= 99.2\text{ Hz}$$

$$\text{Duty Cycle} = R_B / (R_A + 2R_B)$$

Supply Current & Power:

Standby current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.6\text{uA}$, Power = 13.8uW


At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 6.8\text{uA}$, Power = 34.0uW

Average current (I_{DD}) (Output toggling)

At $V_{DD} = 3.0\text{V}$, $I_{DD} = 3.5\text{uA}$, Power = 10.5uW

At $V_{DD} = 5.0\text{V}$, $I_{DD} = 4.8\text{uA}$, Power = 24.0uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit.
See file "CSS555_Timer_Delay_Calculator.xls"

Micro-power Astable Examples

Output Frequency	Timing Components			Supply Current (I_{DD})		Supply Power	
	R_A	R_B	C_T	3.0V	5.0V	3.0V	5.0V
100 KHz	70 KM Ω	37 K Ω	100 pF	13.2 uA	21.0 uA	39.6 uW	105.0 uW
10 KHz	700 KM Ω	370 K Ω	100 pF	4.1 uA	6.0 uA	12.3 uW	30.0 uW
1 KHz	2.0 M Ω	1.2 M Ω	330 pF	3.5 uA	4.8 uA	10.5 uW	24.0 uW
100 Hz	2.0 M Ω	1.2 M Ω	3.3 nF	3.5 uA	4.8 uA	10.5 uW	24.0 uW
10 Hz	2.0 M Ω	1.2 M Ω	0.033 uF	3.5 uA	4.8 uA	10.5 uW	24.0 uW
1 Hz	2.0 M Ω	1.2 M Ω	0.33 uF	3.5 uA	4.8 uA	10.5 uW	24.0 uW

Astable Circuits (continued)

Micro-power Clock Generator (minimum component)

This circuit uses the CSS555 configured to mimic the classic 555 Timer, but with an operating current that is 10 times lower than all other 555 ICs. It requires just one timing resistor and has a 50% duty cycle. This circuit can be used with or without the internal timing capacitor.

Design Example: Output Frequency (F_{OUT}) = 100 Hz



Configuration Data (EEPROM):

Multiplier = 1 (counter disabled), Mode = X (Don't Care)

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 2.2 \text{ M}\Omega$, $C_T = 3.3 \text{ nF}$



Timing Equations:

Output Period & Frequency (t_{PER} , F_{OUT})

$$t_{PER} = 0.695 \times 2R_A \times C_T$$

$$F_{OUT} = 1.44 / (2R_A \times C_T)$$

$$= 1.44 / (2 \times 2.2\text{M}\Omega \times 3.3\text{nF})$$

$$= 99.2 \text{ Hz}$$

Duty Cycle = 50%

Supply Current & Power:

Standby current (I_{DD0}) (Reset = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 3.1\mu\text{A}$, Power = 9.3uW


At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 4.3\mu\text{A}$, Power = 21.5uW

Average current (I_{DD}) (Output toggling)

At $V_{DD} = 3.0\text{V}$, $I_{DD} = 3.5\mu\text{A}$, Power = 10.5uW

At $V_{DD} = 5.0\text{V}$, $I_{DD} = 4.8\mu\text{A}$, Power = 24.0uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Timer_Delay_Calculator.xls" Worksheet "Calculator_1X_50%"

Minimal Component Astable Examples

Output Frequency	Timing Components			Supply Current (I_{DD})		Supply Power	
	R_A	R_B	C_T	3.0V	5.0V	3.0V	5.0V
100 KHz	70 K Ω		100 pF	13.4 uA	21.5 uA	40.2 uW	107.5 uW
10 KHz	700 K Ω		100 pF	4.2 uA	6.0 uA	12.6 uW	30.0 uW
1 KHz	2.2 M Ω		330 pF	3.5 uA	4.8 uA	10.5 uW	24.0 uW
100 Hz	2.2 M Ω		3.3 nF	3.5 uA	4.8 uA	10.5 uW	24.0 uW
10 Hz	2.2 M Ω		0.033 uF	3.5 uA	4.8 uA	10.5 uW	24.0 uW
1 Hz	2.2 M Ω		0.33 uF	3.5 uA	4.8 uA	10.5 uW	24.0 uW

Astable Circuits (continued)

Low Frequency Clock Generator

This circuit uses the CSS555's internal counter to multiply (and therefore reduce) the value of the timing capacitor (C_T) by the counter setting (10 to 10^6). At the maximum counter setting, very low frequency clocks are possible with small capacitor values. The TRIGGER input acts as a gate for the clock. This circuit can be used with or without the internal timing capacitor.

Design Example: Output Frequency (F_{OUT}) = 1.0 Hz



Configuration Data (EEPROM):

Multiplier = 1000, Mode = Astable

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 5.0\text{ M}\Omega$, $R_B = 4.7\text{ M}\Omega$, $C_T = 100\text{ pF}$



Timing Equations:

Output Period & Frequency (t_{PER} , F_{OUT})

$$t_{PER} = \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$F_{OUT} = 1.44 / [\text{Multiplier} \times (R_A + 2R_B) \times C_T]$$

$$= 1.44 / [1000 (5.0\text{M}\Omega + 2 \times 4.7\text{M}\Omega) \times 100\text{pF}]$$

$$= 1.00\text{ Hz}$$

Duty Cycle = 50%

Supply Current & Power:

Standby current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 3.7\text{uA}$, Power = 11.1uW


At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 5.3\text{uA}$, Power = 26.5uW

Average current (I_{DD}) (Output toggling)

At $V_{DD} = 3.0\text{V}$, $I_{DD} = 3.2\text{uA}$, Power = 9.6uW

At $V_{DD} = 5.0\text{V}$, $I_{DD} = 4.5\text{uA}$, Power = 22.5uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Timer_Delay_Calculator.xls"

Low Frequency Astable Examples

Output Frequency	Configuration Data & Timing Components				Supply Current (I_{DD0})		Supply Power	
	Multiplier	R_A	R_B	C_T	3.0V	5.0V	3.0V	5.0V
10 KHz	1	500 K Ω	470 K Ω	100 pF	9.1 uA	14.3 uA	27.3 uW	71.5 uW
1K Hz	1	5.0 M Ω	4.7 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW
100 Hz	10	5.0 M Ω	4.7 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW
10 Hz	100	5.0 M Ω	4.7 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW
1 Hz	1000	5.0 M Ω	4.7 M Ω	100 pF	3.7 uA	5.3 uA	11.1 uW	26.5 uW

Astable Circuits (continued)

Low Voltage Clock Generator

The trip levels are configured for 10% and 90% of V_{DD} , allowing operation down to 1.2V. The TRIGGER input acts as a gate for the clock. These trip levels may be used with or without the internal counter and timing capacitor.

Design Example: Output Frequency (F_{OUT}) = 60 Hz



Configuration Data (EEPROM):

Multiplier = 10, Mode = Astable

Power Setting = Micro, Trip Levels = Low V_{DD} (10%, 90%)

Timing Components:

$R_A = 2.5\text{ M}\Omega$, $R_B = 2.5\text{ M}\Omega$, $C_T = 100\text{ pF}$



Timing Equations:

Output Period & Frequency (t_{PER} , F_{OUT})

$$t_{PER} = \text{Multiplier} \times 2.197 \times (R_A + 2R_B) \times C_T$$

$$F_{OUT} = 0.455 / [\text{Multiplier} \times (R_A + 2R_B) \times C_T]$$

$$= 0.455 / [10 \times (2.5\text{M}\Omega + 2 \times 2.5\text{M}\Omega) \times 100\text{pF}]$$

$$= 60.7\text{ Hz}$$

Duty Cycle = 50%

Supply Current & Power:

Standby current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 1.5\text{V}$, $I_{DD0} = 2.9\text{uA}$, Power = 4.4uW


At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.3\text{uA}$, Power = 12.9uW

Average current (I_{DD}) (Output toggling)

At $V_{DD} = 1.5\text{V}$, $I_{DD} = 2.3\text{uA}$, Power = 3.5uW

At $V_{DD} = 3.0\text{V}$, $I_{DD} = 3.3\text{uA}$, Power = 9.9uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit.
See file "CSS555_Timer_Delay_Calculator.xls"

Low Voltage Astable Examples

Output Frequency	Configuration Data & Timing Components				Supply Current (I_{DD0})		Supply Power	
	Multiplier	R_A	R_B	C_T	1.5V	3.0V	1.5V	3.0V
10 KHz	1	200 K Ω	120 K Ω	100 pF	9.8 uA	18.1 uA	14.7 uW	54.3 uW
1K Hz	1	2.0 M Ω	1.2 M Ω	100 pF	3.0 uA	4.6 uA	4.5 uW	13.8 uW
100 Hz	10	2.0 M Ω	1.2 M Ω	100 pF	3.0 uA	4.6 uA	4.5 uW	13.8 uW
10 Hz	100	2.0 M Ω	1.2 M Ω	100 pF	3.0 uA	4.6 uA	4.5 uW	13.8 uW
1 Hz	1000	2.0 M Ω	1.2 M Ω	100 pF	3.0 uA	4.6 uA	4.5 uW	13.8 uW

Astable Circuits (continued)

Astable with Adjustable Duty Cycle (Duty cycle = 1% to 50%)

This circuit uses the CSS555's internal counter and astable operating mode to generate a continuous clock. In the astable mode, the timer output is derived from the MSB of the counter. Feedback from the Timer Output increases the oscillator frequency when the output is high, allowing the duty cycle to be reduced. The TRIGGER input acts as a gate for the clock. This circuit can be used with or without the internal timing capacitor.

Design Example: Output Frequency (F_{OUT}) = 100 Hz



Configuration Data (EEPROM):

Multiplier = 100, Mode = Astable

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 2.1\text{ M}\Omega$, $R_B = 150\text{ K}\Omega$, $R_F = 150\text{ K}\Omega$, $C_T = 100\text{ pF}$



Timing Equations:

Output Period & Frequency (t_{PER} , F_{OUT})

$$t_{DL} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$= 50 \times 0.695 \times (2.1\text{M}\Omega + 2 \times 0.15\text{M}\Omega) \times 100\text{pF}$$

$$= 8.34\text{ msec}$$

$$t_{DH} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A || R_F + 2R_B) \times C_T$$

$$= 50 \times 0.695 \times (140\text{K}\Omega + 2 \times 150\text{K}\Omega) \times 100\text{pF}$$

$$= 1.53\text{ msec (if ideal diode)}$$

$$\sim 1.69\text{ msec (adding diode voltage drop)}$$

$$t_{PER} = (t_{DL} + t_{DH}) = 8.34 + 1.69 = 10.03\text{ msec}$$

$$F_{OUT} = 1 / t_{PER} = 1 / 10.03\text{ msec} = 99.7\text{ Hz}$$

$$\text{Duty Cycle} = (t_{DH} / t_{PER}) = 1.69 / 10.03 = 16.8\%$$


Supply Current & Power:

Maximum current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.3\text{uA}$, Power = 12.9uW

At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 5.8\text{uA}$, Power = 29.0uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit. See file "CSS555_Adj_Duty_Calculator.xls"

Astable with Adjustable Duty Cycle Examples (Duty Cycle < 50%)

Configuration Data & Timing Components					Timing Values		Supply Current (I_{DD0})	
Multiplier	R_A	R_B	R_F	C_T	Frequency	Duty Cycle	3.0V	5.0V
10	1.0 M Ω	100 K Ω	100 K Ω	100 pF	1898 Hz	21.1%	6.3 uA	9.1 uA
10	5.0 M Ω	100 K Ω	100 K Ω	100 pF	522 Hz	6.0%	3.9 uA	5.1 uA
10	5.0 M Ω	100 K Ω	5.0 M Ω	100 pF	348 Hz	37.2%	3.9 uA	5.1 uA
100	1.0 M Ω	100 K Ω	100 K Ω	100 pF	190 Hz	21.1%	6.3 uA	9.1 uA
100	5.0 M Ω	100 K Ω	100 K Ω	100 pF	52.2 Hz	6.0%	3.9 uA	5.1 uA
100	5.0 M Ω	100 K Ω	5.0 M Ω	100 pF	34.8 Hz	37.2%	3.9 uA	5.1 uA

Astable Circuits (continued)

Astable with Adjustable Duty Cycle (Duty cycle = 50% to 99%)

This circuit uses the CSS555's internal counter and astable operating mode to generate a continuous clock. In the astable mode, the timer output is derived from the MSB of the counter. Feedback from the Timer Output increases the oscillator frequency when the output is low, allowing the duty cycle to be raised. The TRIGGER input acts as a gate for the clock. This circuit can be used with or without the internal timing capacitor.

Design Example: Output Frequency (F_{OUT}) = 100 Hz



Configuration Data (EEPROM):

Multiplier = 100, Mode = Astable

Power Setting = Micro, Trip Levels = Standard (1/3, 2/3)

Timing Components:

$R_A = 2.1\text{ M}\Omega$, $R_B = 150\text{ K}\Omega$, $R_F = 150\text{ K}\Omega$, $C_T = 100\text{ pF}$



Timing Equations:

Output Period & Frequency (t_{PER} , F_{OUT})

$$t_{DL} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A || R_F + 2R_B) \times C_T$$

$$= 50 \times 0.695 \times (140\text{ K}\Omega + 2 \times 150\text{ K}\Omega) \times 100\text{ pF}$$

$$= 1.52\text{ msec}$$

$$t_{DH} = 0.5 \times \text{Multiplier} \times 0.695 \times (R_A + 2R_B) \times C_T$$

$$= 50 \times 0.695 \times (2.1\text{ M}\Omega + 2 \times 0.15\text{ M}\Omega) \times 100\text{ pF}$$

$$= 8.32\text{ msec}$$

$$t_{PER} = (t_{DL} + t_{DH}) = 1.52 + 8.32 = 9.84\text{ msec}$$

$$F_{OUT} = 1 / t_{PER} = 1 / 9.84\text{ msec} = 101.6\text{ Hz}$$

$$\text{Duty Cycle} = (t_{DH} / t_{PER}) = 8.32 / 9.84 = 84.5\%$$


Supply Current & Power:

Maximum current (I_{DD0}) (Discharge = 0)

At $V_{DD} = 3.0\text{V}$, $I_{DD0} = 4.7\text{ uA}$, Power = 14.1 uW

At $V_{DD} = 5.0\text{V}$, $I_{DD0} = 6.5\text{ uA}$, Power = 32.5 uW

CSS555 Timer Calculator



Note: A calculator is available for this circuit.
See file "CSS555_Adj_Duty_Calculator.xls"

Astable with Adjustable Duty Cycle Examples (Duty Cycle > 50%)

Configuration Data & Timing Components					Timing Values		Supply Current (I_{DD0})	
Multiplier	R_A	R_B	R_F	C_T	Frequency	Duty Cycle	3.0V	5.0V
10	1.0 M Ω	100 K Ω	100 K Ω	100 pF	1935 Hz	80.5%	6.3 uA	9.1 uA
10	5.0 M Ω	100 K Ω	100 K Ω	100 pF	525 Hz	94.6%	3.9 uA	5.1 uA
10	5.0 M Ω	100 K Ω	5.0 M Ω	100 pF	365 Hz	65.8%	3.9 uA	5.1 uA
100	1.0 M Ω	100 K Ω	100 K Ω	100 pF	193 Hz	80.5%	6.3 uA	9.1 uA
100	5.0 M Ω	100 K Ω	100 K Ω	100 pF	52.5 Hz	94.6%	3.9 uA	5.1 uA
100	5.0 M Ω	100 K Ω	5.0 M Ω	100 pF	36.5 Hz	65.8%	3.9 uA	5.1 uA


Applications with Special Requirements

Capacitor Isolated Power Supply

In applications that require an isolated power supply, a simple charge pump can provide a very efficient, capacitively coupled supply. The exceptionally low supply current of the CSS555 allows the values of the coupling and filter capacitors (C_C & C_F) to be very small (and low cost). Adding a third capacitor (C_{DIV}) attenuates the amplitude of the input clock, allowing this circuit to be used with high voltage AC supplies.


Design Example 1:

$V_{IN} = 3V$ Square wave or pulse:
 Freq (F_{CLK}) = 32 KHz, Amplitude (V_{P-P}) = 3.0V
 Charge Pump Components:
 $C_C = 0.001 \mu F$, $C_F = 0.033 \mu F$
 $D_1, D_2 = 1N914$



Design Example 2:

$V_{IN} = 24V_{RMS}$ Sine wave:
 Freq (F_{CLK}) = 60 Hz, Amplitude (V_{P-P}) = 67.9V
 Charge Pump Components:
 $C_C = 0.033 \mu F$, $C_F = 10 \mu F$
 $C_{DIV} = 0.47 \mu F$, $D_1, D_2 = 1N914$



Design Equations:

Thevenin equivalent voltage source:

$$V_{OC} = V_{IN} - (2 \times V_D) \quad (V_D = \text{diode } V_{ON})$$

$$= 3.0 - (2 \times 0.4)$$

$$= 2.2V$$

$$I_{SC} = F_{CLK} \times V_{OC} \times C_C$$

$$= 32K \times 2.2 \times 0.001 = 70.4 \mu A$$

$$R_{THV} = V_{OC} / I_{SC} = 31.3 K\Omega$$

If $R_{LOAD} = 500 K\Omega$:

$$V_{DD} = V_{OC} \times R_{LOAD} / (R_{LOAD} + R_{THV})$$

$$= 2.2 \times 500K / (500K + 31.3K) = 2.07V$$

Output Ripple Voltage (V_{RIP}):

$$V_{RIP} = I_{DD} / (F_{CLK} \times C_F)$$

$$= V_{DD} / (R_{LOAD} \times F_{CLK} \times C_F)$$

$$= 2.07 / (500K \times 32K \times 0.033) = 3.9mV$$

Design Equations:

Thevenin equivalent voltage source:

$$V_{OC} = V_{P-P} \times C_C / (C_C + C_{DIV}) - (2 \times V_D)$$

$$= 67.9 \times (0.033 / (0.033 + 0.47)) - (2 \times 0.4)$$

$$= 3.65V$$

$$I_{SC} = F_{CLK} \times V_{OC} \times (C_C + C_{DIV})$$

$$= 60 \times 3.65 \times (0.033 \mu F + 0.47 \mu F) = 110.3 \mu A$$

$$R_{THV} = V_{OC} / I_{SC} = 33.1 K\Omega$$

If $R_{LOAD} = 500 K\Omega$:

$$V_{DD} = V_{OC} \times R_{LOAD} / (R_{LOAD} + R_{THV})$$

$$= 3.65 \times 500K / (500K + 33.1K) = 3.43V$$

Output Ripple Voltage (V_{RIP}):

$$V_{RIP} = I_{DD} / (F_{CLK} \times C_F)$$

$$= V_{DD} / (R_{LOAD} \times F_{CLK} \times C_F)$$

$$= 3.43 / (500K \times 60 \times 10 \mu F) = 11.4mV$$

Capacitor Isolation Examples

V_{IN}		Charge Pump Components			V_{DD} Output		
Amplitude	Frequency	C_C	C_F	C_{DIV}	R_{LOAD}	V_{OUT}	V_{RIP}
$3.0V_{P-P}$	1.0 MHz Clock	0.001 μF	0.001 μF	-	500 K Ω	2.20V	4mV
$3.0V_{P-P}$	100 KHz Clock	0.001 μF	0.01 μF	-	500 K Ω	2.16V	4mV
$3.0V_{P-P}$	32 KHz Clock	0.001 μF	0.033 μF	-	500 K Ω	2.07V	4mV
$5.0V_{P-P}$	10 KHz Clock	0.001 μF	0.1 μF	-	500 K Ω	3.50V	7mV
$5.0V_{P-P}$	1 KHz Clock	0.01 μF	0.47 μF	-	500 K Ω	3.50V	15mV
$12V_{RMS}$	60 Hz Sine	0.033 μF	10 μF	0.22 μF	500 K Ω	3.20V	11mV
$24V_{RMS}$	60 Hz Sine	0.033 μF	10 μF	0.47 μF	500 K Ω	3.43V	11mV